

Contents

1.	<i>Introduction.</i> By D.F. Barbe	1
1.1	Outlook	1
1.2	Scope of this Volume	2
1.3	Summary	3
	References	3
2.	<i>VLSI Device Fundamentals.</i> By J.L. Prince (With 26 Figures)	4
2.1	Fundamentals of VLSI Device Improvements	8
2.1.1	Relative Importance of Chip Area, Circuit Innovation, and Minimum Dimension	8
2.1.2	Device Scaling Fundamentals	11
2.2	Problem Areas for VLSIC's	20
2.2.1	Interconnections	20
2.2.2	Ionizing Particle Effects on Dynamic Logic Circuits	27
2.2.3	Active Scaling Parasitics	29
2.3	Small-Geometry MOS Anomalies	30
2.3.1	Short Channel V_t Effect	30
2.3.2	Narrow Width V_t Effect	33
2.3.3	Combination Narrow Width/Short Channel (Minimum Size) V_t Effect	34
2.3.4	Short Channel Limit for Subthreshold Conduction Effects	36
2.4	VLSIC Projections	36
2.5	Conclusions	39
	References	39
3.	<i>Advanced Lithography.</i> By R.K. Watts (With 28 Figures).....	42
3.1	Optical Lithography.....	42
3.1.1	Optical Resists.....	42
3.1.2	Contact and Proximity Printing	44
3.1.3	Projection Printing	49
3.2	Electron Lithography	58
3.2.1	Resists	58
3.2.2	Mask Generation	60
3.2.3	Electron Optics	63
3.2.4	Vector Scan	67
3.2.5	Raster Scan	70
3.2.6	Variable Beam Shape	73
3.2.7	Electron Projection	74
3.3	X-Ray Lithography	75
3.3.1	Resists	76
3.3.2	Proximity Printing	77

3.3.3	X-Ray Sources	80
3.3.4	Masks	81
3.3.5	Synchrotron Radiation	83
3.4	Ion Lithography	84
3.5	Conclusion	85
	References	86
4.	<i>Computer Aided Design for VLSI</i> . By Paul Losleben.....	89
4.1	What is Computer Aided Design?	90
4.2	History	90
4.3	State-of-the-Art	91
4.3.1	Specification	92
4.3.2	Synthesis	92
4.3.3	Simulation.....	93
4.3.4	Testability	94
4.3.5	Partitioning	95
4.3.6	Layout	95
4.3.7	Topological Analysis	98
4.3.8	Timing Analysis	100
4.3.9	Documentation.....	100
4.3.10	Data Management	100
4.3.11	Summary of Current Use of CAD.....	100
4.4	Perspective	100
4.4.1	The Connectivity Problem	101
4.4.2	The Layout Problem	102
4.4.3	The Problem with Mistakes.....	102
4.5	Management of Complexity	104
4.6	Structured Design	105
4.7	Functional Design Tools	108
4.7.1	Specification	108
4.7.2	Synthesis	109
4.7.3	Simulation	109
4.7.4	Test Development	110
4.7.5	Physical Constraints on the Functional Design	110
4.8	Physical Design Tools	111
4.8.1	Partitioning	111
4.8.2	Physical Layout	112
4.8.3	Topological Analysis	114
4.8.4	Timing Analysis	115
4.9	Design Management	115
4.9.1	Data Base	116
4.9.2	Data Management System	117
4.9.3	Data Configuration Management	118
4.9.4	Product Development Plan	120
4.9.5	Management Information System	121
4.10	Conclusion	122
	References	123
5.	<i>GaAs Digital Integrated Circuits for Ultra High Speed LSI/VLSI</i>	128
	By R.C. Eden and B.M. Welch (With 21 Figures)	128
5.1	Performance Advantages Expected for GaAs ICs	130
5.2	Circuit Approaches for GaAs Digital Logic ICs	138
5.2.1	Enhancement Mode FET Logic Approaches	140
5.2.2	Single Supply Enhancement - Depletion Mode MESFET Logic	142

5.2.3	D-MESFET Approach/Buffered FET Logic	144
5.2.4	D-MESFET Schottky Diode-FET Logic (SDFL)	145
5.2.5	Transferred Electron Logic Device (TELD) Approach	148
5.3	GaAs Integrated Circuits: Fabrication Technology	148
5.3.1	Evolution of GaAs Process Technology.....	149
5.3.2	Mesa Implanted D-MESFET	152
5.3.3	Mesa Epitaxial/Implanted E-MESFET	153
5.3.4	Self-Aligned Epitaxial D-MESFET	154
5.3.5	Planar Implanted E-JFET	154
5.3.6	Planar Implanted D-MESFET	155
5.3.7	Fabrication Technology Review: Conclusions.....	155
5.3.8	Planar VLSI Compatible Fabrication Technology	157
5.4	Performance Results for GaAs Digital ICs	163
5.5	Summary, Conclusions and Projections	168
Appendix: Nonlinear Switching Analysis for $P_D \tau_d$ Dependence on τ_d and FET K-Value		171
References		174
6.	<i>VLSI Architecture</i> . By E.E. Swartzlander, Jr. (With 39 Figures)	178
6.1	VLSI Technology Basis	178
6.2	VLSI Device Architecture	183
6.2.1	Device Architecture Issues	183
6.2.2	VLSI Device Design Example	185
6.2.3	Example VLSI Designs	198
6.3	VLSI System Architecture	202
6.3.1	Signal Processing Algorithms	202
6.3.2	Signal Processing Architectures	204
6.3.3	Implementation	209
6.3.4	Adaptive Sonar Equalizer Design Example	211
6.4	VLSI Architecture Case Study	212
6.4.1	Basic Concepts	212
6.4.2	DBF Emulation Model	215
6.4.3	VLSI for the Real-Time DBF System	217
6.5	Conclusion	219
References		221
7.	<i>VLSI Applications and Testing</i> . By B.H. Wahlen (With 14 Figures) ...	222
7.1	VLSI Applications.....	222
7.1.1	Telephone Echo Canceller	225
7.1.2	Narrow Band Voice Channel Processing	227
7.1.3	Dual Tone Multifrequency (DTMF) Receiver	228
7.1.4	TDM-FDM Transmultiplexer	229
7.1.5	Synthetic Aperture Radar (SAR).....	231
7.1.6	VLSI Memories	239
7.2	VLSI Testing	240
7.2.1	Design for Testing.....	241
7.3	Conclusion	251
References		252
8.	<i>VLSI in Other Countries</i> . By R.I. Scace (With 2 Figures)	255
8.1	Past Major Semiconductor Programs	256
8.1.1	Past Developments In The United States	256
8.1.2	Past Developments In Japan	258

8.2	Present National Semiconductor Programs	261
8.2.1	United Kingdom	261
8.2.2	France	262
8.2.3	Federal Republic of Germany.....	263
8.2.4	Italy	264
8.2.5	The Netherlands	264
8.2.6	Japan	265
8.2.7	Korea	270
8.3	Future Prospects	270
	References.....	273
	<i>Subject Index</i>	277