

# CONTENTS

FOREWORD	ix
PREFACE	xi
<b>I. INTRODUCTION</b>	<b>1</b>
<b>II. CHARGE TRANSFER DEVICE PRINCIPLES</b>	<b>6</b>
A. THE MOS CAPACITOR	6
B. CHARGE-COUPLED DEVICES (CCD)	11
1. Surface Channel Charge-Coupled Devices (SCCD)	11
2. Bulk Channel Charge-Coupled Devices (BCCD)	13
3. Majority Carrier Charge-Coupled Devices	15
C. INTEGRATED BUCKET-BRIGADE DEVICES (BBD)	15
1. MOS Bucket-Brigade Devices	15
2. Junction FET Bucket-Brigade Devices	17
3. Bipolar Bucket-Brigade Devices	17
<b>III. PHYSICAL IMPLEMENTATION</b>	<b>19</b>
A. TRANSFER ELECTRODE STRUCTURES	19
1. CCD's with Three Electrodes per Cell	19
2. CCD's with Four Electrodes per Cell	23
3. CCD's with Two Electrodes per Cell	25
4. Integrated BBD's	30
5. Minimum Geometry CCD's	32
6. Special CCD Structures	39
B. TRANSFER CHANNELS	42
1. Lateral Confinement	42
2. Surface and Bulk Channels	44
C. INPUT-OUTPUT STRUCTURES	47
1. Charge Input	48
2. Charge Detection	52
3. Regeneration	58
4. Merging Channels and Switchpoints	61

<b>IV. PHYSICAL LIMITATIONS</b>	<b>62</b>
<b>A. SIGNAL HANDLING CAPABILITIES</b>	<b>62</b>
1. Surface Channel Devices	62
2. Bulk Channel Devices	67
<b>B. TRANSFER INEFFICIENCY</b>	<b>70</b>
1. Qualitative Effects of Transfer Inefficiency	70
2. Quantitative Effects of Transfer Inefficiency	73
3. A General Formalism for the Calculation of Transfer Inefficiency	76
4. Effects of Free Charge Transfer on Transfer Inefficiency	80
a. Complete Charge Transfer Mode	80
(Thermal Diffusion, Self-Induced Drift, Charge Control Method, Fringing Fields, Bulk Channel Devices)	
b. Incomplete Charge Transfer Mode	91
(Intrinsic Charge Transfer, Waveforms and Transfer Efficiency, Dynamic Drain Conductance Effect, JFET BBD's, Thermal Emission Effects, Two-Phase CCD's, Spurious Effects)	
5. Effects of Charge Trapping on Transfer Inefficiency	97
a. Surface Channel Devices	98
(Qualitative Description, Quantitative Evaluation)	
b. Bulk Channel Devices	106
<b>C. NOISE</b>	<b>109</b>
1. Transfer Noise	109
a. Incomplete Charge Transfer	110
b. Interface State Noise	111
c. Bulk Trap Noise	113
2. Generation Noise	116
3. Electrical Injection Noise	116
4. Noise in Signal Detection	118
a. Theoretical Considerations	120
b. Correlated Double Sampling	123
c. Floating Gate Amplifiers	124
<b>D. LINEARITY</b>	<b>126</b>
1. Transfer	126
2. Optical Charge Injection	126
3. Electrical Charge Injection	126
4. Charge Detection	130
<b>E. DARK CURRENT</b>	<b>131</b>
1. Sources of Dark Current	133
2. Time Dependent Dark Current	134
3. Numerical Values of Dark Current	136
4. Practical Problems of Dark Current	138

<b>F. POWER</b>	138
1. Internal Power Dissipation	138
2. Reactive Power	140
<b>V. CHARGE-COUPLED IMAGE SENSING</b>	142
<b>A. LINEAR IMAGE SENSORS</b>	143
1. Readout Organizations	143
2. Examples of Linear Image Sensors	146
<b>B. AREA IMAGE SENSORS</b>	152
1. Readout Organizations	152
2. Interlacing	157
3. Examples of Area Image Sensors (Frame-Transfer CCD, Interline-Transfer CCD, Charge Injec- tion Devices)	160
4. Color Television Cameras	169
5. Signal Processing in Image Sensors	171
<b>C. PERFORMANCE LIMITS</b>	173
1. Resolution	173
2. Blooming	178
3. Quantum Efficiency and Spectral Responsivity	183
4. Low Light Level Imaging	185
5. Defects	188
<b>D. BACKSIDE ILLUMINATION</b>	190
<b>E. INFRARED IMAGE SENSORS</b>	195
1. Basic Considerations	195
2. Operational Techniques	196
3. Monolithic IR Image Sensing CCD's	197
a. Schottky-Barrier Photoemissive Devices	197
b. Devices on Extrinsic Doped Semiconductors	198
c. Devices on Narrow Band Gap Semiconductors	198
4. Hybrid IR Image Sensing CCD's	199
a. Direct Injection	199
b. Indirect Injection	200
<b>VI. CTD'S IN SIGNAL PROCESSING</b>	201
<b>A. ANALOG DELAY</b>	201
<b>B. MULTIPLEXING</b>	207
<b>C. RECURSIVE FILTERS</b>	209
<b>D. TRANSVERSAL FILTERS</b>	216
1. Fixed Tap Weights, Matched Filters	218
2. Adjustable Tap Weights, Tapped Delay Lines	227

E. CORRELATION	232
F. SIGNAL PROCESSING IN IMAGE SENSORS	234
G. WAVEFORM GENERATION	235
<b>VII. DIGITAL MEMORIES</b>	<b>236</b>
A. THE MEMORY HIERARCHY	236
B. STORAGE CAPACITY AND ERROR RATES IN CTD MEMORY	238
C. BASIC MEMORY ORGANIZATIONS	243
1. Serial-Parallel-Serial Organization	243
2. Electrode-per-Bit Operation	247
3. Serpentine and Loop Organizations	249
D. NONVOLATILE CHARGE-COUPLED MEMORIES	255
<b>VIII. TWO-DIMENSIONAL AND LOGIC ARRAYS</b>	<b>261</b>
A. TWO-DIMENSIONAL TRANSFER ARRAYS	261
1. Basic Electrode Arrangements	261
2. Layouts and Applications	263
3. Special-Purpose Arrays	266
4. Two-Dimensional Sensor Arrays	268
B. LOGIC ARRAYS	268
1. Elementary Logic Cells	268
2. Binary Adders and Multipliers	270
3. Universal Logic Arrays	274
<b>IX. CONCLUSION</b>	<b>275</b>
A. UNDERSTANDING AND MODELING OF CTD'S	275
B. CCD TECHNOLOGY	276
C. CCD'S IN IMAGE SENSING	279
D. CTD'S IN SIGNAL PROCESSING	280
E. CTD'S FOR DIGITAL MEMORY	281
F. TWO-DIMENSIONAL AND LOGIC ARRAYS	283
G. THE FUTURE	283
<b>X. REFERENCES</b>	<b>285</b>