

CONTENTS

<i>Preface</i>	vii
<i>Contributors</i>	ix
<i>List of Symbols</i>	xxiii

Part I. Physics of Transistors, Diodes, and Photocells

Section 1. Transistor Characteristics	1-3
1.1 Description of Transistor Action	1-4
1.2 Junction Diodes	1-8
1.2a Zener Diode	1-8
1.2b Esaki Tunnel Diode	1-8
1.2c Double-base Junction Diode	1-8
1.2d Variable-capacitance Diode	1-9
1.3 Two-junction Transistors	1-9
1.3a Alloy Transistor	1-9
1.3b Surface-barrier Transistor	1-9
1.3c Drift Transistor	1-10
1.3d Mesa Transistor	1-10
1.3e Double-base Junction Transistor	1-10
1.4 Three-junction Transistors	1-10
1.4a Controlled Rectifier	1-11
1.5 Field-effect Transistor	1-11
1.6 Metal Interface Amplifier	1-13
Section 2. Electronic Conduction in Solids	2-1
2.1 Atoms, Molecules, and Crystals	2-1
2.2 Insulators, Conductors, and Semiconductors	2-3
2.3 Fields and Energy Bands	2-5
2.4 Impurities in Semiconductors	2-6
2.5 Thermal Excitation and the Fermi Level	2-8
2.6 Low-temperature Conductivity	2-13
2.6a Impurity-band Conduction	2-13
2.6b Impact Ionization of Impurities	2-14
2.7 Radiation Effects	2-14
Section 3. Rectification in Solids	3-1
3.1 Barriers—Metal-Semiconductor Contacts	3-1
3.2 Barriers—PN Junctions	3-3
3.3 Rectification in Metal-semiconductor Contacts	3-4
3.4 Rectification in PN Junctions	3-9
3.5 Current-carrier Injection Efficiency	3-9
3.6 The Diode Equation	3-11

3.7	Effects of the Energy Gap	3-13
3.8	The Esaki Tunnel Diode	3-14
3.8a	Backward Diode	3-17
3.9	Variable-capacitance Diode	3-17
3.10	Mixer Diode	3-18
3.11	Diode Recovery Time	3-18
3.12	Ohmic Contacts	3-19
3.13	Barrier Breakdown	3-21
Section 4.	Transistor Action	4-1
4.1	The Junction Transistor	4-2
4.1a	Emitter Injection Efficiency γ	4-4
4.1b	Transfer Efficiency β	4-7
4.1c	Collector Saturation Current I_{CO}	4-7
4.1d	Collector Efficiency α^*	4-8
4.1e	Collector Junction Avalanche Multiplication M	4-9
4.1f	Other Effects of Voltage and Current on α	4-10
4.2	Generalized Transistor Equations	4-12
4.3	The Transistor as a Switch	4-14
4.4	Four-region Transistors	4-16
4.4a	The "Hook-collector" Transistor	4-17
4.4b	The NPN Diode	4-18
4.4c	The Thyatron Transistor	4-19
4.5	Frequency Response of Transistors	4-21
4.5a	The Frequency Cutoff of β	4-21
4.5b	The Frequency Variation of γ	4-23
4.5c	The Diffusion Capacitance	4-23
4.5d	Frequency Limitation Due to Transit of the Collector Space-charge Region	4-24
4.5e	Collector Capacitance and Base Spreading Resistance	4-24
4.5f	Speed of Response of the Transistor Switch	4-25
4.6	The Drift Transistor	4-29
4.7	The Surface-barrier Transistor	4-32
4.8	The Unipolar or Field-effect Transistor	4-33
4.9	The Avalanche Transistor	4-37
4.10	The Double-base Junction Diode	4-38
4.11	The Double-base Junction Transistor (Tetrode Transistor)	4-39
4.12	Point-contact Transistors	4-40
4.13	Integrated Devices	4-43
4.14	The Epitaxial Transistor	4-45
Section 5.	Photoconductivity and Photovoltaic Cells	5-1
5.1	Photoconductivity	5-1
5.1a	Spectral Sensitivity	5-3
5.1b	Traps and Sensitization of Photoconductors	5-4
5.2	Photoconducting Devices	5-7
5.2a	Polycrystalline Film Photocells	5-7
5.2b	Crystal Bar Photocell	5-8
5.2c	Grown-junction Photocells	5-10
5.2d	Alloy-junction Photocell	5-11
5.2e	Point-contact Photocell	5-12
5.3	Photovoltaic Cells	5-12
5.3a	The Case of Low Light Levels	5-14

Part II. Technology of Transistors, Diodes, and Photocells

Preface to Part II	6-2
Section 6. Preparation of Semiconductor Materials	6-3
6.1 Introduction	6-3
6.2 Chemical Purification of Germanium and Silicon	6-4
6.2a The Production of Pure Germanium Dioxide	6-4
6.2b The Reduction of Germanium Dioxide	6-5
6.2c The Production of Pure Silicon	6-6
6.3 Zone Refining	6-7
6.3a Theoretical Considerations	6-7
6.3b Applications	6-9
6.3c Zone Refining of Germanium	6-11
6.3d Zone Refining of Silicon	6-13
6.4 Growing of Single Crystals	6-17
6.4a Control of Resistivity, Theoretical Considerations	6-18
6.4b Control of Physical Perfection, Theoretical Considerations	6-19
6.4c Applications	6-20
6.4d Growing of Germanium Single Crystals	6-21
6.4e Growing of Silicon Single Crystals	6-24
6.5 Semiconducting Compounds	6-26
Section 7. Methods of Preparing PN Junctions	7-1
7.1 Introduction and Definitions	7-2
7.2 Production of PN Junctions by Doping	7-4
7.2a The Single-reservoir Method	7-5
7.2b The Split-reservoir Method	7-7
7.3 Transistors Prepared by Double Doping	7-8
7.4 Rate Growing	7-9
7.4a Mechanism of Rate Growing	7-11
7.4b Stirring-modulation Method	7-11
7.5 Remelt and Segregation Junctions	7-12
7.6 Alloy or Fusion Junctions	7-13
7.6a Materials for Alloy Junctions	7-15
7.6b Details of the Alloy Process	7-15
7.6c Control of the Alloy Process	7-16
7.6d Temperature-gradient Zone Melting	7-17
7.6e Alloy Junctions on Silicon	7-17
7.7 Diffusion Junctions	7-18
7.7a Theory of Diffusion	7-19
7.7b Technique of Vapor Diffusion	7-21
7.7c Masking and Other Control Means for Area Control in Diffusion	7-22
7.7d Outdiffusion	7-22
7.7e Grown-diffused Junctions	7-23
7.7f Diffused Meltback	7-23
7.7g Alloy-diffusion Methods	7-24
7.8 Natural and Artificial Surface Junctions	7-24
7.8a "Welded" and "Formed" Whisker Contacts	7-25
7.9 Pressure-welded Junctions	7-26
7.10 Ion- and Nuclear-bombardment Junctions	7-26
7.11 Junctions Formed by Vapor Deposition	7-27
7.11a Junctions Formed by Vacuum Evaporation	7-28

7.12	Junctions in Heavily Doped Material	7-29
7.13	Junctions in Compound Semiconductors	7-30
7.14	Multiple-junction Structures	7-31
Section 8.	Metal-Semiconductor Contacts	8-1
8.1	Introduction	8-1
8.2	Theory	8-2
8.2a	Majority-carrier Flow	8-2
8.2b	Effect of Surface States on Barrier Formation	8-4
8.2c	Minority-carrier Flow	8-5
8.3	Etching	8-5
8.3a	Objectives	8-5
8.3b	Chemical Etching	8-6
8.3c	Electrochemical Etching	8-6
8.4	Area Contacts	8-8
8.4a	Germanium	8-8
8.4b	Silicon	8-11
8.5	Broad-area Ohmic Contacts	8-13
8.6	Point Contacts and Bonded Contacts	8-14
8.6a	I-V Characteristics	8-14
8.6b	Forming Processes	8-14
8.6c	Bonded Contacts	8-15
8.6d	Applications of Point Contacts and Bonded Contacts	8-16
Section 9.	Encapsulation	9-1
9.1	Basic Encapsulation Problems	9-1
9.1a	Surface Protection	9-1
9.1b	Thermal Considerations	9-2
9.1c	Choice of Materials and Techniques	9-3
9.2	Typical Encapsulation Structures	9-4
9.2a	Germanium Diodes	9-5
9.2b	Silicon Diodes (Small and Medium)	9-6
9.2c	Germanium and Silicon Power Diodes	9-7
9.2d	Transistors (Low-power and Subminiature)	9-7
9.2e	Transistors for Medium-power Dissipation	9-9
9.2f	Transistors for High-power Dissipation	9-9
9.3	Typical Encapsulation Techniques and Materials	9-10
9.3a	Metal Envelopes	9-10
9.3b	Glass Sealing	9-12
9.3c	Other Encapsulation Techniques	9-12
9.4	Thermal Design Considerations	9-13
9.4a	The Measurement of Thermal Resistance	9-13
9.4b	Analysis of Internal and External Heat Resistance of a Device	9-16
9.4c	The "Heat Sink"	9-18
9.5	Encapsulation Standardization	9-18
9.6	Testing of Encapsulated Units	9-19
Section 10.	Device Design Considerations	10-1
10.1	High-frequency Transistors	10-1
10.2	Power Transistors	10-8
10.2a	High-frequency Power Transistors	10-14
10.3	Switching Diodes	10-16

10.4	Variable-capacitance Diodes	10-18
10.5	Photocells	10-19

Part III. Circuit Design and Application for Transistors, Diodes, and Photocells

Section 11.	Low-frequency Amplifiers	11-1
11.1	Equivalent Circuits	11-5
11.1a	Four-terminal Linear Networks	11-5
11.1b	Common-emitter h Parameters	11-6
11.1c	Common-base h Parameters	11-13
11.1d	Common-collector h Parameters	11-13
11.1e	Common-base T Equivalent Circuit	11-14
11.1f	Common-emitter T Equivalent Circuit	11-15
11.1g	Hybrid-pi Equivalent Circuit	11-16
11.2	Typical Transistors	11-18
11.3	Simple Amplifier Circuits	11-24
11.3a	Single-stage Amplifier	11-24
11.3b	Two-stage Amplifier	11-28
11.3c	Modified Amplifier	11-30
11.3d	Frequency Response	11-31
11.3e	Low-frequency Cutoff	11-32
11.3f	High-frequency Cutoff	11-33
11.4	Device Ratings and Circuit Considerations	11-35
11.4a	General	11-35
11.4b	Maximum Junction Temperature $T_{J,max}$	11-35
11.4c	Maximum Power Dissipation	11-35
11.4d	Maximum Collector Current	11-38
11.4e	Maximum Collector Voltage	11-38
11.4f	Maximum Base-emitter Breakdown	11-39
11.5	Class A Power Amplifiers	11-39
11.5a	Introduction	11-39
11.5b	Dissipation and Efficiency	11-40
11.5c	Direct-coupled Amplifier	11-41
11.5d	R-C-coupled Amplifier	11-41
11.5e	Transformer-coupled Amplifier	11-42
11.5f	Nonlinear Distortion	11-43
11.5g	Nonlinear Input Impedance	11-43
11.5h	Reactive Load	11-44
11.5i	Maximum Voltage	11-45
11.5j	Common-emitter Stage	11-45
11.5k	Common-base Stage	11-45
11.5l	Common-collector Stage	11-45
11.5m	Split-load Stage	11-46
11.6	Class B Power Amplifiers	11-46
11.6a	Introduction	11-46
11.6b	Power Output and Dissipation	11-46
11.6c	Dissipation and Efficiency for Nonideal Devices	11-48
11.6d	Nonlinear Distortion	11-50
11.6e	Distortion Due to Unbalance	11-51
11.6f	Distortion at Higher Audio Frequencies	11-52
11.6g	Distortion Arising from Coupling	11-52
11.6h	Maximum Voltage	11-53

11.6i	Common-base Stage	11-53
11.6j	Common-collector Stage	11-54
11.6k	Split-load Stage	11-55
11.6l	Transformerless Class B Amplifiers	11-55
11.6m	Power Supplies	11-57
11.7	Complementary Symmetry	11-57
11.7a	Common-emitter Stage	11-57
11.7b	Common-collector Stage	11-58
11.7c	Comparative Gain, CE-CE and CE-CC	11-58
11.7d	Unbalance	11-60
11.7e	Emitter Follower	11-60
11.7f	Common-base Stage	11-60
11.7g	Single Power Supply	11-61
11.7h	Direct-coupled Driver	11-61
11.7i	Quasi-complementary-symmetry Amplifier	11-62
11.8	Feedback	11-63
11.8a	Introduction	11-63
11.8b	High-frequency Instability	11-63
11.8c	Local Feedback Loops	11-63
11.8d	Gain Reduction	11-64
11.8e	Distortion Reduction	11-65
11.8f	Specific Configurations	11-66
11.9	Operating-point Stability	11-67
11.9a	General Considerations	11-67
11.9b	Cutoff Collector Current I_{CO} (I_{CBO})	11-68
11.9c	D-C Input Conductance	11-68
11.9d	Common-emitter D-C Current Gain h_{FE}	11-69
11.9e	Collector-current Stability Factors	11-70
11.9f	Relationship of Circuit Parameters to Stability Factors	11-70
11.9g	Effect of R_E on Operating Point	11-74
11.9h	Simplified Bias Circuits	11-75
11.9i	Application of Stability Factors	11-76
11.9j	Temperature Compensation	11-78
11.9k	Thermal Runaway	11-79
11.9l	Stabilization of Transistor A-C Gain with Temperature	11-82
11.10	Noise	11-83
11.10a	Noise Factor	11-83
11.10b	Single-frequency Method	11-83
11.10c	Noise-diode Method	11-85
11.10d	General Considerations	11-86
11.10e	Requirements for Low-noise Operation	11-89
11.10f	Noise Performance with a Reactive Source	11-91
11.11	Miscellaneous Circuits	11-92
11.11a	Gain Controls	11-92
11.11b	Automatic Gain Control	11-93
11.11c	Phase Inverters	11-93
11.11d	Tone Controls	11-94
Section 12. High-frequency and Video Amplification		12-1
TRANSISTOR HIGH-FREQUENCY PARAMETERS		
12.1	Transit Time	12-2
12.1a	Base Transit Time	12-3

12.1b	Depletion-layer Transit Time	12-5
12.2	Depletion-layer Transition Capacitances	12-6
12.2a	Emitter Transition Capacitance	12-6
12.2b	Collector Transition Capacitance	12-7
12.3	Lead Impedance	12-8
12.3a	Base Resistance	12-8
12.3b	Collector Body Resistance	12-9
12.3c	Emitter Body Resistance	12-9
12.3d	Lead Inductance	12-9
12.4	Equivalent-circuit Representations	12-9
12.4a	The Intrinsic Transistor	12-10
12.4b	The Complete Transistor	12-11
12.5	High-frequency Figures of Merit	12-13
12.5a	The Characteristic Frequency, f_T	12-13
12.5b	The Maximum Frequency of Oscillation	12-14
12.6	High-frequency Impedance Levels	12-16
12.6a	Input Impedance	12-16
12.6b	Output Impedance	12-18
12.7	Dependence of High-frequency Properties on Bias Point	12-21
12.7a	Emitter-current Effects	12-22
12.7b	Collector-voltage Effects	12-22
12.8	Noise Figure	12-23
12.8a	Midband Noise Figure	12-24
12.8b	High-frequency Noise Figure	12-26
12.8c	The Corner Frequency	12-26
12.8d	Optimum Source Resistance	12-27
12.8e	Minimum Noise Figure versus Frequency	12-27
12.8f	Biasing for Minimum Noise Figure	12-28
12.9	Temperature Dependence at High Frequency	12-29
VIDEO AMPLIFIERS		
12.10	Single-stage Video Amplifiers	12-30
12.10a	Common Emitter	12-30
12.10b	Common Base	12-32
12.11	Multistage Video Amplifiers	12-32
12.12	Gain-Bandwidth Trade	12-34
12.13	High-frequency Peaking	12-37
12.14	High-level Video Amplifiers	12-38
12.15	Summary of Video-amplifier Design Procedures	12-39
BANDPASS AMPLIFIERS		
12.16	High-frequency Circuits	12-40
12.17	Interstages	12-41
12.18	Unilateralization (Neutralization)	12-42
12.18a	Imperfect Neutralization	12-45
12.18b	Fixed Neutralization	12-46
12.18c	Unneutralized Stages	12-48
12.19	Gain of Tuned Amplifiers	12-48
12.20	Input and Output Impedance	12-50
12.21	Interstage Losses	12-51
12.22	Bandwidth of Tuned Amplifiers	12-54
12.23	Gain Control of Tuned Amplifiers	12-56
12.24	High-level Tuned Amplifiers	12-58

12.25	Ultra-high-frequency Applications	12-59
12.26	Summary of Tuned-amplifier Design Procedures	12-60
Section 13.	D-C Amplifiers	13-1
13.1	Introduction	13-1
13.1a	Noise	13-2
13.1b	Drift	13-2
13.2	Directly Coupled Amplifiers	13-2
13.2a	Common-emitter Stage	13-2
13.2b	Drift-compensated Stage	13-5
13.3	Modulated Amplifiers—Current Modulator	13-6
13.4	Modulated Amplifiers—Chopper Amplifier	13-7
13.4a	The Transistor as a Switch	13-7
13.4b	Errors in a Transistor Chopper	13-8
13.4c	Reduction of Current Error	13-9
13.4d	Balancing the Voltage Error	13-10
13.4e	Effect of Transients	13-11
13.4f	Chopping-frequency Limitations	13-12
13.4g	Double Chopper System	13-12
13.5	A Pulsed Silicon Transistor Current Amplifier	13-13
13.6	Output Demodulator	13-15
13.7	Choice of D-C Amplifier	13-16
13.8	Appendix	13-16
13.8a	Simultaneous Leakage Currents	13-17
13.8b	Open-circuit Chopper Impedance r_o	13-17
Section 14.	Transistor Oscillators	14-1
SINUSOIDAL OSCILLATORS		
14.1	Circuits Using One Transistor	14-3
14.1a	Common-base Circuits	14-3
14.1b	Bias Arrangements	14-3
14.1c	Common-emitter Circuits	14-4
14.1d	Common-collector Circuits	14-5
14.1e	Circuits with No External Feedback	14-5
14.1f	Choice of the Junction Transistor with External Feedback	14-5
14.1g	Series-tuned Circuits	14-5
14.1h	Circuits with Distributed Feedback	14-7
14.2	Unified Approach to Oscillator Design	14-7
14.2a	The Oscillation Condition	14-7
14.2b	Transformer Feedback	14-7
14.2c	Feedback without Transformers	14-8
14.2d	Equilibrium of Oscillations— h -parameter Analysis	14-9
14.2e	Transistor Configurations	14-9
14.2f	The Junction Transistor Equivalent Circuit	14-10
14.2g	Maximum Oscillation Frequency	14-11
14.2h	Design Expressions for Small-signal Equilibrium	14-13
14.2i	Maximum Potential Instability	14-13
14.3	Design of Limiting Conditions	14-15
14.3a	Class A Oscillation	14-17
14.3b	Class C Oscillation	14-19
14.3c	Multiple Oscillations	14-21
14.4	Oscillator Stability	14-21
14.4a	Amplitude Stability	14-21

14.4b	Frequency Stability	14-21
14.4c	Crystal-controlled Oscillators	14-22
14.5	Modulation of a Transistor Oscillator	14-23
14.6	Oscillator Transient Conditions	14-23
14.7	Push-Pull Circuits	14-23
14.8	R-C Phase-shift Oscillators	14-24
NONSINUSOIDAL OSCILLATORS		
14.9	One-transistor Circuits with No External Feedback	14-26
14.10	Junction Transistor Blocking Oscillators	14-26
14.11	Two-transistor Multivibrators	14-28
Section 15.	Transistor Switching Circuits	15-1
15.1	Transistor Characteristics	15-2
15.2	Inverters	15-7
15.2a	D-C Requirements of Saturating Inverter	15-9
15.2b	Transient Response	15-10
15.2c	Rise Time	15-10
15.2d	Storage Time	15-11
15.2e	Fall Time	15-12
15.2f	Off-level Stabilization	15-12
15.2g	Minority-carrier Storage	15-13
15.2h	Using Nonlinear Feedback	15-13
15.2i	Limiting the Emitter Current	15-15
15.3	Emitter Follower	15-18
15.3a	Steady-state Conditions	15-19
15.3b	Transient Response	15-21
15.4	Triggers	15-23
15.4a	Requirements for Saturated-off Operation	15-23
15.4b	Resetting the Trigger	15-24
15.4c	Binary Operation	15-26
15.4d	Transient Operation	15-27
15.4e	Nonsaturating Triggers	15-29
15.5	Monostable Circuits	15-30
15.5a	Single Shots	15-30
15.5b	Blocking Oscillator	15-32
15.6	Power Drivers	15-34
15.6a	Power Inverters	15-34
15.6b	Complemented Circuits	15-35
15.7	Indicators	15-36
15.8	Performing Logic	15-37
15.8a	"And" Operation ($x \cdot y$)	15-38
15.8b	"Or" Operation ($x + y$)	15-38
15.8c	The Operation ($\bar{x} \cdot \bar{y}$)	15-39
15.8d	The Operation ($x \cdot \bar{y}$)	15-40
15.8e	Exclusive "Or" Circuit ($x \cdot \bar{y} + \bar{x} \cdot y$)	15-41
15.8f	Trigger Functional Units	15-41
15.9	The NOR Circuit	15-44
15.10	Diode Logical Circuits	15-46
15.11	Current-switching Circuits	15-50
15.11a	Logical Circuits	15-50
15.11b	Transmission-line Circuits	15-54
15.11c	D-C Design Considerations	15-55

15.11 <i>d</i>	Transient-response Considerations	15-58
15.11 <i>e</i>	Diode Current-switching Circuits	15-60
15.12	Direct-current Transistor Logic (DCTL) Circuits	15-61
15.12 <i>a</i>	The NOR Operation	15-63
15.12 <i>b</i>	Trigger	15-63
15.12 <i>c</i>	Single Shot	15-65
15.12 <i>d</i>	"And" Circuit	15-66
15.12 <i>e</i>	Design Considerations	15-66
15.13	Esaki Tunnel Diode Circuits	15-70
15.13 <i>a</i>	Transient Response	15-71
15.13 <i>b</i>	Esaki Diode, Transistor Circuits	15-74
15.13 <i>c</i>	Twin Esaki Diode Circuits	15-80
15.13 <i>d</i>	Conclusion	15-83
Section 16.	Microwave Applications	16-1
16.1	Microwave Mixer and Detector Diodes	16-1
16.1 <i>a</i>	Mixer Diode Characteristics and Equivalent Circuits	16-1
16.1 <i>b</i>	Crystal Cartridges	16-4
16.1 <i>c</i>	Microwave Mixer Circuits	16-4
16.1 <i>d</i>	Noise Properties of Microwave Receivers Using Crystal Mixers	16-5
16.1 <i>e</i>	Crystal Matching and Mixer Adjustment	16-7
16.1 <i>f</i>	Crystal Burnout	16-9
16.1 <i>g</i>	Crystal-video Receivers	16-9
16.1 <i>h</i>	Variable-resistance Diode Harmonic Generators	16-10
16.2	Variable-capacitance Diode Applications	16-11
16.2 <i>a</i>	Diode Characteristics and Equivalent Circuit	16-11
16.2 <i>b</i>	Manley-Rowe Relations for Nonlinear Reactor Circuits	16-13
16.2 <i>c</i>	Three-frequency Parametric Amplifiers Using Crystal Diodes	16-15
16.2 <i>d</i>	Performance and Design of Some Typical Parametric Amplifiers	16-17
16.2 <i>e</i>	Traveling-wave Parametric Amplifiers	16-19
16.2 <i>f</i>	Gain and Noise-figure Measurements on Three-frequency Parametric Amplifiers	16-20
16.2 <i>g</i>	Parametric Up-converters	16-21
16.2 <i>h</i>	Modulation and Demodulation Using Parametric Diodes	16-22
16.2 <i>i</i>	Low-frequency Pumping of Parametric Amplifiers	16-22
16.2 <i>j</i>	Parametric Harmonic Generators	16-22
16.2 <i>k</i>	Parametric Subharmonic Generators, Bistable Oscillators	16-23
16.2 <i>l</i>	Computer Applications of Bistable Parametric Oscillators	16-25
16.2 <i>m</i>	Biasing Parametric Diodes	16-27
16.3	Tunnel-diode Applications	16-27
16.3 <i>a</i>	Equivalent Circuit and Typical Parameters	16-27
16.3 <i>b</i>	Tunnel-diode Circuits, General	16-28
16.3 <i>c</i>	Tunnel-diode Oscillators	16-30
16.3 <i>d</i>	Tunnel-diode Amplifiers	16-31
16.3 <i>e</i>	Tunnel-diode Applications in High-speed Computers	16-31
Section 17.	Power Supplies	17-1
17.1	Unregulated A-C to D-C Power Supplies	17-1
17.1 <i>a</i>	Half-wave Rectifier, Capacitor-input Filter	17-3
17.1 <i>b</i>	Full-wave Rectifier, Capacitor-input Filter	17-8
17.1 <i>c</i>	Full-wave Rectifier, Choke-input Filter	17-12

CONTENTS

xxi

17.1d	Voltage-multiplying Circuits	17-15
17.2	Regulated Power Supplies	17-16
17.2a	Shunt Voltage Regulation	17-16
17.2b	Series Voltage Regulation	17-19
17.2c	Switching Regulator	17-22
17.2d	Current Regulation	17-23
17.3	Power Converters	17-23
17.3a	D-C to A-C Conversion	17-24
17.3b	D-C to D-C Conversion	17-25

Part IV Reference Material

Section 18.	Methods of Circuit Analysis	18-1
-------------	---------------------------------------	------

MATRIX METHODS

18.1	Matrix Algebra	18-4
18.2	Four-terminal Networks	18-6
18.2a	Series Coupling	18-8
18.2b	Parallel Coupling	18-8
18.2c	Cascade Coupling	18-8
18.2d	Series-Parallel Coupling	18-9
18.2e	Network Termination	18-10
18.3	Matrix Formulation of the Transistor	18-10
18.3a	Equivalent T Network	18-12
18.4	Note on High-frequency Representation of a Transistor	18-15

GRAPHICAL METHODS

18.5	Two-terminal Networks	18-16
18.5a	Linear Network	18-16
18.5b	Crystal Diode as a Nonlinear Element	18-18
18.5c	Generation of a Nonlinear Load	18-19
18.6	Four-terminal Networks	18-22
18.6a	Volt-Ampere Characteristics of Passive Four-terminal Networks	18-24
18.6b	The Transistor	18-26
18.7	Analysis of Some Transistor Circuits	18-29
18.7a	Negative Resistance	18-29
18.7b	Modifying the Characteristic	18-30
18.8	Graphical Analysis of Transient Response	18-34

Section 19.	Measurement of Semiconductor Device Parameters	19-1
-------------	--	------

19.1	D-C Characteristics	19-2
19.1a	Common-base Collector Characteristics	19-3
19.1b	Common-emitter Collector Characteristics	19-4
19.1c	Point-by-point Method	19-6
19.1d	Visual Display	19-6
19.1e	Pulse Method	19-7
19.2	Maximum Ratings	19-7
19.2a	Avalanche Breakdown	19-8
19.2b	Alpha Multiplication	19-9
19.2c	Maximum Collector-to-emitter Voltage	19-9
19.2d	Punch Through	19-10
19.2e	Thermal Runaway	19-10
19.2f	Power Limits	19-10

19.3	Small-signal Parameters	19-11
19.3a	One-port (Driving Point) Admittances	19-14
19.3b	Transadmittances	19-18
19.3c	Short-circuit Current Transfer Ratio (Current Gain).	19-19
19.3d	Maximum Frequency of Oscillation	19-23
19.4	Physical Parameters	19-24
19.4a	Storage Capacitance	19-26
19.4b	Transition Capacitance	19-27
19.4c	Emitter Capacitance Measurement, y_{11e} Method	19-28
19.4d	Collector Capacitance	19-29
19.4e	Base-resistance Collector-capacitance Product	19-30
19.4f	Base-resistance Measurement, h_{11e} Method	19-31
19.4g	Measurement of Series Emitter and Collector Resistance	19-32
19.4h	Frequencies $f'_{\alpha b}$ and f'_T	19-33
19.5	Switching Characteristics	19-35
Section 20. Measurements of Semiconductor Parameters		20-1
MEASUREMENTS AT ROOM TEMPERATURE		
20.1	Resistivity and Conductivity	20-2
20.1a	Methods of Measuring Resistivity	20-2
20.1b	Analysis of Resistivity Measurements	20-7
20.2	Conductivity Type	20-11
20.2a	Thermoelectric Effect	20-11
20.2b	Rectification	20-11
20.3	The Hall Effect	20-13
20.3a	Measurement of the Hall Effect	20-13
20.3b	Analysis of the Hall Effect	20-15
20.4	Drift Mobility	20-17
20.5	Lifetime	20-19
20.5a	Surface Recombination	20-22
20.5b	Trapping	20-23
20.5c	Lifetime Measurement	20-24
MEASUREMENTS AT LOW TEMPERATURE		
20.6	Variation of Resistivity with Temperature	20-29
20.6a	Measurement of Resistivity versus Temperature	20-36
20.6b	Magnetoresistance at Low Temperatures	20-38
20.6c	Current/Voltage Breakdown	20-39
20.7	Determination of Impurity Activation Energy and Impurity Density	20-39
<i>Bibliography</i>		1
<i>Author Index</i>		1
<i>Subject Index</i>		7

